# Low-Cost 4x4, 8x4, 8x8 Video Crosspoint Switches 

## General Description

The MAX4359/MAX4360/MAX4456 low-cost video crosspoint switches are designed to reduce component count, board space, design time, and system cost. Each contains a matrix of T-switches that connect any of their four (MAX4359) or eight (MAX4360/MAX4456) video inputs to any of their buffered outputs, in any combination. Each matrix output is buffered by an internal, high-speed ( $250 \mathrm{~V} / \mu \mathrm{s}$ ), unity-gain amplifier that is capable of driving $400 \Omega$ and 20 pF at 2.6 V P-p. For applications requiring increased drive capability, buffer the MAX4359/ MAX4360/MAX4456 outputs with the MAX4395 quad, operational amplifier.
The MAX4456 has a digitally controlled $8 \times 8$ switch matrix and is a low-cost pin-for-pin compatible alternative to the popular MAX456. The MAX4359/MAX4360 are similar to the MAX4456, with the $8 \times 8$ switch matrix replaced by a $4 \times 4$ (MAX4359) or an $8 \times 4$ (MAX4360) switch matrix.
Three-state output capability and internal, programmable active loads make it feasible to parallel multiple devices to form larger switch arrays. The inputs and outputs are on opposite sides, and a quiet power supply or digital input line separates each channel, which reduces crosstalk to -70 dB at 5 MHz . For applications demanding better DC specifications, see the MAX456 $8 \times 8$ video crosspoint switch.

## Applications

High-Speed Signal Routing
Video-On-Demand Systems

Video Test Equipment Video Conferencing Security Systems

Features

- Eight (MAX4456) or Four (MAX4359/MAX4360) Internal Buffers 250V/us Slew Rate Three-State Output Capability Power-Saving Disable Feature 65 MHz -3dB Bandwidth
- Routes Any Input Channel to Any Output Channel
- Serial or Parallel Digital Interface
- Expandable for Larger Switch Matrices
- 80dB All-Channel Off-Isolation at 5MHz
- 70dB Single-Channel Crosstalk
- Straight-Through Pinouts Simplify Layout
- Low-Cost Pin-Compatible Alternative to MAX456 (MAX4456)

Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | PKG <br> CODE |
| :--- | ---: | :--- | ---: |
| MAX4359EAX | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 36 SSOP | A36-2 |
| MAX4359EWG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 SO | W24-2 |
| MAX4360EAX | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 36 SSOP | A36-2 |
| MAX4456CPL | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 40 Plastic DIP | P40-1 |
| MAX4456CQH | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 PLCC | Q44-1 |
| MAX4456EPL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 Plastic DIP | P40-1 |
| MAX4456EQH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 PLCC | Q44-1 |

Pin Configurations appear at end of data sheet.

Typical Application Circuits


AVAXIAV

## Low-Cost 4x4, 8x4, 8x8 Video Crosspoint Switches

ABSOLUTE MAXIMUM RATINGS

| Total Supply Voltage (V+ to V-) ...........................................+12V |
| :---: |
| Positive Supply Voltage (V+) Referred to AGND .......-0.3V to +12V |
| Negative Supply Voltage (V-) Referred to AGND ......-12V to +0.3 V |
| DGND to AGND ......................................................... $\pm 0.3 \mathrm{~V}$ |
| Buffer Short Circuit to Ground when |
| Not Exceeding Package Power Dissipation ............Indefinite |
| Analog Input Voltage .........................(V+ + 0.3V) to (V-- 0.3V) |
| Digital Input Voltage ........................... (V+ + 0.3V) to (V-- 0.3V) |
| Input Current, Power On or Off |
| Digital Inputs........................................................ $\pm 20 \mathrm{~mA}$ |
| Analog Inputs ....................................................... $\pm 50$ |

Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
36-Pin SSOP (derate $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ........... 941 mW 24-Pin SO (derate $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )................ 941 mW 40-Pin Plastic DIP (derate $11.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).... 889 mW 44-Pin PLCC (derate $13.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )...... .1066 mW Operating Temperature Ranges


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{+}=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{~V}_{\text {LOAD }}=+5 \mathrm{~V}\right.$ (internal load resistors on), $\mathrm{V}_{I} \mathrm{~N}_{-}=\mathrm{V}_{\text {AGND }}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


# Low-Cost 4x4, 8x4, 8x8 Video Crosspoint Switches 

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{~V}\right.$ LOAD $=+5 \mathrm{~V}$ (internal load resistors on), $\mathrm{VAGND}=\mathrm{V}$ DGND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$

| PARAMETER | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| DYNAMIC SPECIFICATIONS |  |  |  |  |
| Output-Buffer Slew Rate | Internal load resistors on, 10pF load | 250 |  | V/ $/$ s |
| Single-Channel Crosstalk | $5 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {P-P }}$ ( Note 1) | 70 |  | dB |
| All-Hostile Crosstalk | $5 \mathrm{MHz}, \mathrm{VIN}=2 \mathrm{VP}_{\text {P-P }}($ Notes 1, 2) | 57 |  | dB |
| All-Channel Off-Isolation | $5 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {P-P }}$ (Note 1) | 80 |  | dB |
| -3dB Bandwidth | 10pF load, $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {P-P }}($ Note 1) | 35 |  | MHz |
| Small-Signal -3dB Bandwidth | 10pF load, VIN $=100 \mathrm{mV}$ P-P ( ( l (ete 1) | 65 |  | MHz |
| 0.1 dB Bandwidth | 10pF load, VIN $=100 \mathrm{mV}$ P-P ( ( l (ete 1) | 4 |  | MHz |
| Differential Phase Error | (Note 3) | 1.0 |  | degrees |
| Differential Gain Error | (Note 3) | 0.5 |  | \% |
| Input Noise | DC to 40MHz | 0.3 |  | mVRMS |
| Input Capacitance | All buffer inputs grounded | 6 |  | pF |
| Buffer Input Capacitance | Additional capacitance for each output buffer connected to channel input | 2 |  | pF |
| Output Capacitance | Output buffer off | 7 |  | pF |

## SWITCHING CHARACTERISTICS

(Figure $4, \mathrm{~V}_{+}=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{~V}_{\text {LOAD }}=+5 \mathrm{~V}$ (internal load resistors on), $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{AGND}}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 4)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Chip-Enable to Write Setup | tce |  | 0 |  |  | ns |
| Write Pulse Width High | twh |  | 80 |  |  | ns |
| Write Pulse Width Low | tWL |  | 80 |  |  | ns |
| Data Setup | tDS | Parallel mode | 240 |  |  | ns |
|  |  | Serial mode | 160 |  |  |  |
| Data Hold | tDH |  | 0 |  |  | ns |
| Latch Pulse Width | tL |  | 80 |  |  | ns |
| Latch Delay | tD |  | 80 |  |  | ns |
| Switch Break-Before-Make Delay | ton - toff |  |  | 15 |  | ns |
| LATCH Edge to Switch Off | toff | LATCH on |  | 35 |  | ns |
| LATCH Edge to Switch On | ton |  |  | 50 |  | ns |

Note 1: See Dynamic Test Circuits section.
Note 2: 3dB typical crosstalk improvement when RS $=0$.
Note 3: Input test signal: 3.58 MHz sine wave of amplitude 40IRE superimposed on a linear ramp ( 0 to 100 IRE ). IRE is a unit of video-signal amplitude developed by the International Radio Engineers. 140IRE =1.0V.
Note 4: Guaranteed by design.

Low-Cost 4x4, 8x4, 8x8 Video Crosspoint Switches

| PIN |  |  |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX4359 |  | MAX4360 | MAX4456 |  |  |  |
| SO | SSOP | SSOP | DIP | PLCC |  |  |
| 1 | 1 | 1 | 1 | 2 | D1/ SER OUT | Parallel Data Bit D1 when SER/ $\overline{P A R}=$ GND. Serial output for cascading multiple parts when $S E R / \overline{P A R}=V_{C C}$. |
| 2 | 2 | 2 | 2 | 3 | DO/SER IN | Parallel Data Bit D0 when SER/ $\overline{P A R}=$ GND. Serial input when $\operatorname{SER} / \overline{\text { PAR }}=V_{C C}$. |
| 3, 5 | 3, 5 | 3, 5 | 3, 4, 6 | 4, 5, 7 | A_ | Output Buffer Address Lines |
| 4, 6, 8, 10 | 4, 6, 8, 10 | $\begin{gathered} 4,6,8,10 \\ 12,14,16 \\ 18 \end{gathered}$ | $\begin{gathered} 5,7,9,11 \\ 13,15,17 \\ 19 \end{gathered}$ | $\begin{gathered} 6,8,10,13, \\ 15,17,19, \\ 21 \end{gathered}$ | IN_ | Video Input Lines |
| 7 | 7 | 7 | 8 | 9 | LOAD | Asynchronous Control Line. When LOAD $=\mathrm{V}_{\mathrm{CC}}$, all the $400 \Omega$ internal active loads are on. When LOAD = GND, external $400 \Omega$ loads must be used. The buffers must have a resistive load to maintain stability. |
| 9 | 9 | 9 | 10, 12 | 11, 14 | DGND | Digital Ground. DGND pins must have the same potential and be bypassed to AGND. DGND should be within $\pm 0.3 \mathrm{~V}$ of AGND . |
| 11 | 11 | 11 | 14 | 16 | $\frac{\text { EDGE/ }}{\text { LEVEL }}$ | When this control line is high, the 2nd-rank registers are loaded with the rising edge of LATCH. If this control line is low, the 2nd-rank registers are transparent when LATCH is low, passing data directly from the 1st-rank registers to the decoders. |
| - | $\begin{gathered} 12-16,18, \\ 22-26 \end{gathered}$ | 22-26 | - | $\begin{gathered} 1,12,23 \\ 34 \end{gathered}$ | N.C. | No connection. Not internally connected. |
| 12 | 17 | 17 | 18 | 20 | SER/ $\overline{P A R}$ | Connect to $\mathrm{V}_{\mathrm{CC}}$ for serial mode; connect to GND for parallel mode. |
| 13 | 19, 30 | 19, 30 | 20,34 | 22, 38 | V- | Negative Supply. All V- pins must be connected to each other and bypassed to GND separately (Figure 2). |
| 14 | 20 | 20 | 21 | 24 | WR | In serial mode, WR (write) shifts data into the input register. In parallel mode, WR loads data into the 1st-rank registers. Data is latched on the rising edge. |
| 15 | 21 | 21 | 22 | 25 | LATCH | If EDGE/ $\overline{\operatorname{LEVEL}}=\mathrm{V}_{\mathrm{CC}}$, data is loaded from the 1 strank registers to the 2nd-rank registers on the rising edge of LATCH. If EDGE//\EVEL $=$ GND, data is loaded while LATCH = GND. In addition, data is loaded during the execution of parallel-mode functions 1011 through 1110, or if LATCH = VCC during the execution of the parallel-mode "software-latch" command (1111). |

# Low-Cost 4x4, 8x4, 8x8 <br> Video Crosspoint Switches 

Pin Description (continued)

| PIN |  |  |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX4359 |  | MAX4360 | MAX4456 |  |  |  |
| SO | SSOP | SSOP | DIP | PLCC |  |  |
| - | - | - | 23 | 26 | $\overline{\mathrm{CE}}$ | Active-Low Chip Enable. WR is enabled when $\overline{\mathrm{CE}}=\mathrm{GND}$ and $\mathrm{CE}=\mathrm{V}_{\mathrm{CC}}$. WR is disabled when $\overline{C E}=V_{C C}$ and $C E=G N D$. |
| 16 | 27 | 27 | 24 | 27 | CE | Active-High Chip Enable. WR is enabled when $\overline{\mathrm{CE}}=\mathrm{GND}$ and $\mathrm{CE}=\mathrm{VCC}$. WR is disabled when $\overline{C E}=V_{C C}$ and $C E=G N D$. |
| $\begin{gathered} 17,19,21 \\ 23 \end{gathered}$ | $\begin{gathered} 28,31,33 \\ 35 \end{gathered}$ | $\begin{gathered} 28,31,33, \\ 35 \end{gathered}$ | $\begin{gathered} \hline 25,27,29, \\ 31,33,35, \\ 37,39 \end{gathered}$ | $\begin{gathered} 28,30,32, \\ 35,37,39 \\ 41,43 \end{gathered}$ | OUT_ | Buffer Outputs. Buffer inputs are internally grounded with a 1000 or 1001 command from the D3-D0 lines. |
| 18 | 29 | 15, 29 | 28, 30, 32 | 31, 33, 36 | AGND | Analog Ground. AGND must be at 0.0V, since the gainsetting resistors of the buffers are connected to these pins. |
| 20 | 32 | 32 | 36 | 40 | D3 | Parallel Data Bit when SER $/ \overline{P A R}=G N D$. When D3 = GND, D0-D2 specify the input channel to be connected to specified buffer. When D3 = VCc, D0-D2 specify control codes. D3 is not used in serial mode $\left(S E R / \overline{P A R}=V_{C C}\right)$. |
| 22 | 34 | 34 | 38 | 42 | D2 | Parallel Data Bit D2 when SER/ $\overline{\text { PAR }}=$ GND. Not used when $\operatorname{SER} / \overline{\mathrm{PAR}}=\mathrm{V}_{\mathrm{Cc}}$. |
| 24 | 36 | 13, 36 | 16, 26, 40 | 18, 29, 44 | V+ | Positive Supply. All V+ pins must be connected to each other and bypassed to AGND separately (Figure 2). |

# Low-Cost 4x4, 8x4, 8x8 Video Crosspoint Switches 

## Detailed Description

## Output Buffers

The MAX4456 video crosspoint switch consists of 64 T-switches in an $8 \times 8$ grid (Figure 1). The eight matrix outputs are followed by eight wideband buffers optimized for driving $400 \Omega$ and 20 pF loads. The MAX4359's core is a $4 \times 4$ switch matrix with each of its outputs followed by a wideband buffer. The MAX4360 has an $8 \times 4$ matrix and four output buffers. Each buffer has an internal active load on the output that can be readily shut off through the LOAD input (off when LOAD $=0 \mathrm{~V}$ ). The shut-off is useful when two or more crosspoints are connected in parallel to create more input channels. With more input channels, only one set of
buffers can be active and only one set of loads can be driven. When active, the buffer must have either 1) an internal load, 2) the internal load of another buffer in another MAX4359/MAX4360/MAX4456, or 3) an external load.
Each output can be disabled under logic control. When a buffer is disabled, its output enters a high-impedance state. In multichip parallel applications, the disable function prevents inactive outputs from loading lines driven by other devices. Disabling the inactive buffers reduces power consumption.
The outputs connect easily to MAX4395 quad, operational amplifiers when back-terminated $75 \Omega$ coaxial cable must be driven.


Figure 1. MAX4456 Functional Diagram

# Low-Cost 4x4, 8x4, 8x8 Video Crosspoint Switches 

## Power-On RESET

The MAX4359/MAX4360/MAX4456 have an internal power-on reset (POR) circuit that remains low for $5 \mu \mathrm{~s}$ after power is applied. POR also remains low if the total supply voltage is less than 4 V . The POR disables all buffer outputs at power-up, but the switch matrix is not preset to any initial condition. The desired switch state should be programmed before the buffer outputs are enabled.

## Digital Interface

The desired switch state can be loaded in a parallelinterface mode or serial-interface mode (Table 3 and Figures 4, 5, 6). All action associated with the WR line occurs on its rising edge. The same is true for the LATCH line if EDGE/LEVEL is high. Otherwise, the sec-ond-rank registers update while LATCH is low (when EDGE/LEVEL is low). WR is logically ANDed with CE and CE (when present) to allow active-high or activelow chip enable.

## 6-Bit Parallel-Interface Mode <br> (MAX4359/MAX4360)

In the MAX4359/MAX4360's parallel-interface mode (SER/ $\overline{P A R}=G N D)$, the six data bits specify an output channel (A1, A0) and the input channel to which it connects (D3-D0). This data is loaded on the rising edge of WR. The input channels are selected by codes 0000
through 0111 (D3-D0) for the MAX4360, and codes 0000 through 0011 (D3-D0) for the MAX4359. Note that the MAX4359 does not use codes 0100 through 0111. The eight codes 1000 through 1111 control other functions, as listed in Table 1.

7-Bit Parallel-Interface Mode (MAX4456) In the MAX4456's parallel-interface mode (SER/PAR = GND), the seven data bits specify an output channel (A2, A1, A0) and the input channel to which it connects (D3-D0). This data is loaded on the rising edge of WR. The input channels are selected by codes 0000 through 0111 (D3-DO) for the MAX4456. The remaining eight codes 1000 through 1111 control other functions, as listed in Table 1.

16-Bit Serial-Interface Mode (MAX4359/MAX4360)
In serial mode (SER/ $\overline{P A R}=V C C)$, all first-rank registers are loaded with data, making it unnecessary to specify an output address (A1, A0). The input data format is D3-D0, starting with OUTO and ending with OUT3 for 16 total bits. For the MAX4360, only codes 0000 through 1010 are valid. For the MAX4359, only the codes 0000 through 0011 and codes 1000 through 1010 are valid. Code 1010 disables a buffer, while code 1001 enables it. After data is shifted into the 16bit first-rank register, it is transferred to the second rank by LATCH (Table 2), which updates the switches.

Table 1. Parallel-Interface Mode Functions

| A2, A1, A0 | D3-D0 | FUNCTION |
| :---: | :---: | :---: |
| Selects Output Buffer | 0000 to 0111 | Connect the buffer selected by A2-A0 (MAX4456) or A1-A0 (MAX4359/MAX4360) to the input channel selected by D3-D0. |
|  | 1000 | Connect the buffer selected by A2-A0 (MAX4456) or A1-A0 (MAX4359/MAX4360) to DGND. Note, if the buffer output is on, its output is its offset voltage. |
|  | 1011 | Shut off the buffer selected by A2-A0 (MAX4456) or A1-A0 (MAX4359/MAX4360) and retain 2nd-rank registers contents. |
|  | 1100 | Turn on the buffer selected by A2-A0 (MAX4456) or A1-A0 (MAX4359/MAX4360, and restore the previously connected channel. |
|  | 1101 | Turn off all buffers, and leave 2nd-rank registers unchanged. |
|  | 1110 | Turn on all buffers, and restore the connected channels. |
|  | 1111 | Send a pulse to the 2nd-rank registers to load them with the contents of the 1st-rank registers. When latch is held high, this "software-LATCH" command performs the same function as pulsing LATCH low. |
|  | 1001 and 1010 | Do not use these codes in the parallel-interface mode. These codes are for the serialinterface mode only. |
|  | 0100 and 0111 | For the MAX4359, unused codes. |

# Low-Cost 4x4, 8x4, 8x8 Video Crosspoint Switches 

32-Bit Serial-Interface Mode (MAX4456)
In serial mode (SER/PAR $=\mathrm{VCC})$, all first-rank registers are loaded with data, making it unnecessary to specify an output address (A2, A1, A0). The input data format is D3-D0, starting with OUTO and ending with OUT7 for 32 total bits. Only codes 0000 through 1010 are valid. Code 1010 disables a buffer, while code 1001 enables it. After data is shifted into the 32-bit first-rank register, it is transferred to the second rank by LATCH (Table 2), which updates the switches.

## Table 2. Serial-Interface Mode Functions

| D3-D0 | FUNCTION |
| :---: | :--- |
| 0000 to 0111 | Connect the selected buffer to the input <br> channel selected by D3-DO. Note that 0100 <br> through 0111 are not valid for the MAX4359. |
| 1000 | Connect the input of the selected buffer to <br> GND. Note: If the buffer output remains <br> on, its input is its offset voltage. |
| 1001 | Turn on the selected buffer and connect <br> its input to GND. Use this code to turn on <br> buffers after power is applied. The default <br> power-up state is all buffers disabled. |
| 1010 | Shut off the selected buffer at the speci- <br> fied channel, and erase data stored in the <br> 2nd rank of registers. The 2nd rank now <br> holds the command word 1010. |
| 1011 to 1111 | Do not use these codes in the serial-inter- <br> face mode. They inhibit the latching of the <br> 2nd-rank registers, which prevents proper <br> data loading. |

Typical Application
Figure 2 shows a typical application of the MAX4456 (PDIP) with the MAX4395 quad, operational amplifiers at the outputs to drive $75 \Omega$ loads. This application shows the MAX4456 digital-switch control interface set up in the 7-bit parallel mode. The MAX4456 uses seven data lines and two control lines (WR and LATCH). Two additional lines may be needed to control CE and LOAD when using multiple MAX4456s.
The input/output information is presented to the chip at A2, A1, A0, and D3-D0 by a parallel printer port. The data is stored in the 1st-rank registers on the rising edge of WR. When the LATCH line goes high, the switch configuration is loaded into the 2nd-rank registers, and all eight outputs enter the new configuration at the same time. Each 7-bit word updates only one output buffer at a time. If several buffers are to be updated, the data is individually loaded into the 1st-rank registers. Then, a single LATCH pulse is used to reconfigure all channels simultaneously.
The short BASIC program in Figure 3 loads programming data into the MAX4456 from any IBM PC or compatible. It uses the computer's "LPT1" output to interface to the circuit, then automatically finds the address for LPT1 and displays a table of valid input values to be used. The program does not keep track of previous commands, but it does display the last data sent to LPT1, which is written and latched with each transmission. A similar application is possible with the MAX4359/MAX4360.

## Chip Information

MAX4359 TRANSISTOR COUNT: 2372
MAX4360 TRANSISTOR COUNT: 2372
MAX4456 TRANSISTOR COUNT: 3820

Table 3. Input/Output Line Configurations

| $\frac{\text { SERIAL / }}{\text { PARALLEL }}$ | D3 | D2 | D1 | D0 | (A2), A1, <br> A0 | COMMENT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | Serial <br> Output | Serial Input | X | Serial Mode |
| L | H | Parallel <br> Input | Parallel <br> Input | Parallel <br> Input | Output <br> Buffer <br> Address | Parallel Mode, <br> D0-D2 = Control Code |
| L | L | Parallel <br> Input | Parallel <br> Input | Parallel <br> Input | Output <br> Buffer <br> Address | Parallel Mode, <br> D0-D2 = Input Address |

[^0]
# Low-Cost 4x4, 8x4, 8x8 Video Crosspoint Switches 



Figure 2. MAX4456 (plastic DIP) Typical Application Circuit

## Low-Cost 4x4, 8x4, 8x8 Video Crosspoint Switches

```
REM Max4456st rev. 4/26/90 : CLS
dIM VALU(5,5): COL=17 : RO=5
DEF SEG=&HO : ADDRESS=(PEEX(&H409)*256)+(PEEK(&H408))
LOCATE RO-4,COL-2 : PRINT"MAX4456 8 x 8 CROSSPOINT SWITCH.
LOCATE RO+8,COL-12 : PRINT " Input and control codes:"
LOCATE RO+10,COL-16 : PRINT "O to 7 = valid chamel and buffer input values"
LOCATE RO+11,COL-12 : PRINT " 8 = Specify buffer input to comnect to ground"
LOCATE RO+12,COL-12 : PRINT "11 = Shut off specified 8uffer output"
LOCATE RO+13,COL-12 : PRINT "12 = Turn on specified Buffer output"
100 LOCATE RO+14,col-12 : PRINT "13 = Shut off all Buffer outputs"
110 LOCATE RO+15,COL-12 : PRINT "14 = Turn on all Buffer outputs"
120 LOCATE RO+16,COL-12 : PRINT " E = End Program"
130 locate ro+0,COL+21 : PRINT "
140 locate ro-1,Col+5 : Print "Input Channel or "
150 LOCATE RO+0,COL+5 : INPUT "Control COde ?",CHS : REM DO-D3
160 CH=VAL(RIGHTS(CHS,2)) : IF CH<O OR CH>15 OR CH=9 OR CH=10 THEN 130
170 If RIGHTS(CHS,1)="E" OR RIGHTS(CHS,1)="e" THEN END
180 locate ro+i,col+5 : InPut "buffer Output ?",AMS : REM AO-A2
190 LOCATE RO+1,COL+21 : PRINT " "
200 AM=VAL(RIGHTS(AMS,1)) : IF AM<O OR AM>7 THEN 180
210 LOCATE RO+3,COL+5 : PRINT "OUTPUT ValUES"
220 locate ro+4,col+5 : PRINT "DATA=";CH :LOCATE RO+4,COL+15 :PRINT" buF=";AM
230 OUT ADDRESS,(AM*16)+CH: REM DATA OUT
240 OUT ADDRESS+2,1 : REM WRite low D825-1
250 OUT ADDRESS+2,2 : REM latch low D825-14 and WR hi D825-1
260 OUT ADDRESS+2,0 : REM take latch hi
270 goto 130
```

Figure 3. BASIC Program for Loading Data into the MAX4456 from a PC Using Figure 2's Circuit


Figure 4. Write Timing for Serial- and Parallel-Interface Modes

# Low-Cost 4x4, 8x4, 8x8 <br> Video Crosspoint Switches 

Timing Diagrams (continued)


Figure 5. Parallel-Interface Mode Format (SER/ $\overline{P A R}=G N D)$


Figure 6. Serial-Mode Interface Format $\left(S E R / \overline{P A R}=V_{C C}\right)$

## Low-Cost 4x4, 8x4, 8x8 Video Crosspoint Switches


-3dB BANDWIDTH (NOTES 1-4)


SINGLE-CHANNEL CROSSTALK (NOTES 1, 5, 9-11)


ALL-CHANNEL OFF-ISOLATION (NOTES 1, 5-8)


ALL-HOSTILE CROSSTALK (NOTES 1, 5, 9, 11, 12)

Note 1: Connect LOAD to +5 V (internal $400 \Omega$ loads on at all outputs).
Note 2: Program any one input to connect to any one output. See Table 1 or 2 for programming codes.
Note 3: Turn on the buffer at the selected output (Table 1 or 2).
Note 4: Drive the selected input with $\operatorname{VIN}$, and measure VOUT at the -3 dB frequency at the selected output.
Note 5: Program each numbered input to connect to the same numbered output (INO to OUTO, IN1 to OUT1, etc., for the MAX4456; also IN4 to OUT0, IN5 to OUT1, etc., for the MAX4360.) See Table 1 or 2 for programming codes.
Note 6: Turn off all output buffers (Table 1 or 2).
Note 7: Drive all inputs with $\mathrm{V}_{\mathbf{I N}}$, and measure VOUT at any output.
Note 8: Isolation $($ in dB$)=20 \log _{10}\left(\mathrm{VOUT}_{\mathrm{I}} \mathrm{VIN}\right)$.
Note 9: Turn on all output buffers (Table 1 or 2).
Note 10: Drive any one input with $\mathrm{V}_{\mathrm{IN}}$, and measure $\mathrm{V}_{\text {OUT }}$ at any undriven output.
Note 11: Crosstalk (in dB) = 20log $10\left(\mathrm{Vout}^{2} / \mathrm{VIN}^{2}\right)$.
Note 12: Drive all but one input with $\mathrm{V}_{\mathbb{N}}$, and measure $\mathrm{V}_{\text {OUT }}$ at the undriven output.

# Low-Cost 4x4, 8x4, 8x8 <br> Video Crosspoint Switches 

Pin Configurations


## Low-Cost 4x4, 8x4, 8x8 Video Crosspoint Switches

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)


|  | INCHES |  | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| A | 0.096 | 0.104 | 2.44 | 2.65 |  |
| A1 | 0.004 | 0.011 | 0.10 | 0.29 |  |
| B | 0.012 | 0.017 | 0.30 | 0.44 |  |
| C | 0.009 | 0.013 | 0.23 |  |  |
| e | 0.0315 |  | BSC | 0.80 |  |
| E | 0.291 | 0.299 | 7.40 |  |  |
| H | 0.398 | 0.414 | 10.11 | 10.60 |  |
| L | 0.020 | 0.040 | 0.51 | 1.02 |  |
| D | 0.598 | 0.612 | 15.20 | 15.55 |  |

TOP VIEW

FRONT VIEW
SIDE VIEW

NOTES:

1. D\&E DO NOT INCLUDE MOLD FLASH.
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15 mm (.006").
3. LEADS TO BE COPLANAR WITHIN 0.10 mm (.004").
4. CONTROLLING DIMENSION: MILLIMETERS.


# Low-Cost 4x4, 8x4, 8x8 <br> Video Crosspoint Switches 

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)


TOP VIEW


FRONT VIEW

|  | INCHES |  | MILLIMETERS |  |
| :--- | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 0.093 | 0.104 | 2.35 | 2.65 |
| A1 | 0.004 | 0.012 | 0.10 | 0.30 |
| B | 0.014 | 0.019 | 0.35 | 0.49 |
| C | 0.009 | 0.013 | 0.23 | 0.32 |
| e | 0.050 |  | 1.27 |  |
| E | 0.291 | 0.299 | 7.40 | 7.60 |
| H | 0.394 | 0.419 | 10.00 | 10.65 |
| L | 0.016 | 0.050 | 0.40 | 1.27 |

VARIATIONS:

|  | INCHES |  | MILLIMETERS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX | N | MS013 |  |
| D | 0.398 | 0.413 | 10.10 | 10.50 | 16 | AA |  |
| D | 0.447 | 0.463 | 11.35 | 11.75 | 18 | AB |  |
| D | 0.496 | 0.512 | 12.60 | 13.00 | 20 | AC |  |
| D | 0.598 | 0.614 | 15.20 | 15.60 | 24 | AD |  |
| D | 0.697 | 0.713 | 17.70 | 18.10 | 28 | AE |  |



SIDE VIEW

NOTES:

1. D\&E DO NOT INCLUDE MOLD FLASH.
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15 mm (.006").
3. LEADS TO BE COPLANAR WITHIN 0.10 mm (.004").
4. CONTROLLING DIMENSION: MILLIMETERS.
5. MEETS JEDEC MSO13.
6. $N=$ NUMBER OF PINS.
dallas JVIJXIノV
SEMICONDUCTOR
PROPRIETARY INFORMATION
TITLE:
PACKAGE OUTLINE, .300" SOIC

| APPROVAL | DOCUMENT CONTROL No. | REV. | $1 / 1-0042$ |
| :--- | :--- | :--- | :--- |

## Low-Cost 4x4, 8x4, 8x8 Video Crosspoint Switches

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)
NOTES

1. D1 DOES NOT INCLUDE MOLD FLASH.
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED . 20 mm (.008") PER SIDE
3. LEADS TO BE COPLANAR WITHIN . 10 mm .
4. CONTROLLING DIMENSION: MILLIMETER
5. MEETS JEDEC MO047-XX AS SHOWN IN TABLE.
6. $\mathrm{N}=$ NUMBER OF PINS.

PROPRIETARY INFORMATION

TTTLE: \begin{tabular}{l}
FAMILY PACKAGE OUTLINE: <br>
20L, 28L, 44L, 52L, 68L PLCC <br>

| APPROVAL | $21-0049$ | D | $1 / 1$ |
| :--- | ---: | ---: | ---: |


$.$

DCOMMENT CONTROLNO. <br>
\end{tabular}

# Low-Cost 4x4, 8x4, 8x8 <br> Video Crosspoint Switches 

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

NOTES:

1. D\&E DO NOT INCLUDE MOLD FLASH.
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15 mm (.006").
3. CONTROLLING DIMENSION: MILLIMETERS.
4. MEETS JEDEC MSO11.
5. $N=$ NUMBER OF PINS.


SIDE VIEW

|  <br> PROPRIETARY INFORMATION |  |  |  |
| :---: | :---: | :---: | :---: |
| TTTLE: |  |  |  |
| PACKAGE OUTLINE, .600" PDIP |  |  |  |
| APPROVAL | DOCUMENT CONTROL NO. | $\begin{aligned} & \frac{\mathrm{EVV} .}{\text { E. }} \end{aligned}$ | 1/1 |

## Revision History

Pages changed at Rev 2: 1, 6, 8, 9, 14-17

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600


[^0]:    $X=$ Don't care, $H=5 \mathrm{~V}, \mathrm{~L}=0 \mathrm{~V}$
    ( ) are for MAX4456 only.

